Antifuse device for use on a field programmable interconnect chip

ABSTRACT

This interconnect chip provides the function of an antifuse device. The interconnect chip is initially disconnected. Application of a high voltage applied across two terminals on the chip causes intrinsic polysilicon, which serves as an insulator between the connections to break down and form a reliable short circuit between the pads by redistribution of impurities from the layers above and below the intrinsic polysilicon.

BACKGROUND OF THE INVENTION

1. Technical Field

The present invention relates generally to the field of integrated circuit technology and in particular to a programmable interconnect device for use in a multi-chip module. Still more particularly, the present invention relates to an improved antifuse device for use on a field programmable interconnect chip.

2. Description of the Related Art

Packaging is considered by many in the industry to be the pacing technology for integrated chip (IC) development. Advances in packaging technology have lead to multi-chip modules for complex digital systems. Multi-chip modules have various advantages over systems based on PC boards. For example, in high performance systems, a longer amount of time is required to design and fabricate a PC board system having an equivalent performance to a system based on multi-chip modules. Additionally, exotic materials are typically required to construct a PC board system having the equivalent performance of a system based on multi-chip modules.

Multi-chip modules, however, still have some impediments to wide spread use in the computer industry. One problem is the longer development time in systems other than high performance systems, required to design and fabricate a system based on multi-chip modules relative to the time required for an equivalent system based on PC boards.

One item causing increased time in design and fabrication of multi-chip modules is the system employed to interconnect various chips within a multi-chip module. In particular, connections are required to connect various pads between chips on the multi-chip module. Presently, interconnections must be specifically designed for the particular connections required between various chips on a particular multi-chip module. These interconnects must either be hardwired on the multi-chip module or in the form of application specific integrated chips that provide the required connections between other chips on the multi-chip module. Therefore, it would be advantageous to have an improved apparatus for interconnecting chips on a multi-chip module.

SUMMARY OF THE INVENTION

The present invention provides a one time-field programmable interconnect chip. This interconnect chip is implemented through the use of several antifuse devices. The interconnect chip contains numerous potential connections that are initially disconnected. Application of a high voltage applied across two terminals on the chip causes intrinsic polysilicon, which serves as an insulator between the connections, to form a reliable short circuit between the pads through the redistribution of impurities from the doped polysilicon layers above and below the intrinsic polysilicon. Application of voltages across selected terminals on the interconnect chip provides programmable connections to other chips connected to the interconnect chip. Other objects and advantageous of the invention will become readily apparent from the ensuing description.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

FIG. 1 is a top view of a multi-chip module is depicted in which the present invention may be implemented;

FIG. 2 is a cross-section of the substrate depicted in FIG. 1;

FIG. 3 illustrates a top view of an interconnect chip;

FIG. 4 illustrates a cross-section view of an interconnect chip;

FIG. 5 illustrates a more detailed cross-section view of a portion of the interconnect chip depicted in FIG. 4;

FIG. 6 is a more detailed top view of a portion of the programmable interconnect structure depicted in FIG. 3; and

FIGS. 7A-7F depict a process for creating an antifuse for use in an interconnect chip.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT

The process steps and structures described below do not form a complete process flow for manufacturing integrated circuits. The present invention can be practiced in conjunction with integrated circuit fabrication techniques currently used in the art, and only so much of the commonly practiced process steps are included as are necessary for an understanding of the present invention. The figures representing cross-sections of portions of an integrated circuit during fabrication are not drawn to scale, but are drawn as to illustrate the important features of the invention.

With reference now to the figures, and in particular with reference to FIG. 1, a top view of a multi-chip module is depicted in which the present invention may be implemented. Substrate 10 is made of co-fired ceramic and contains a plurality of die mounting locations 12 indicated by the squares in FIG. 1. A single layer of high resolution metal interconnect pattern 14 is employed to connect adjacent chips together. A ceramic substrate is employed for substrate 10 in the depicted example because it provides a good thermal coefficient of expansion matching the various silicon dies that may be placed on substrate 10, thereby enhancing the reliability of the system.

The chip-to-chip interconnect pattern 14 is etched into a copper layer (not shown) deposited on the surface of substrate 10. The interconnects are approximately 50 micrometers wide on 100 micrometer centers. Interconnect pattern 14 preferably matches the pads or outer leads of the Tape Automated Bonding (TAB) frames (not shown) used to attach chips to substrate 10. TAB frames are used to connect the pads on the chips to substrate 10 although wire bonding may be used. A layer of polyimide 16 is added over the copper for scratch protection. Power and ground planes are deposited within substrate 10 and are accessed through vias 18. An edge connector pattern 20 also is etched into a copper layer.

FIG. 2 is a cross-section of substrate 10 in FIG. 1, showing chips 22 mounted on substrate 10 and electrically coupled to interconnect pattern 14 using TAB frames 24. Vias 18 access power and ground planes 26 deposited within the co-fired ceramic substrate 10. Chips 22 can either be interconnect chips or logic chips, or the interconnect and logic can be combined into a single chip. Regardless, most of the interconnect is contained on chips 22 mounted on substrate 10. In a typical case, approximately half of these chips 22 will be interconnect chips rather than logic chips and are used primarily to connect one chip 22 to another chip 22 across substrate 10 according to the present invention.

The present invention contains a number of different types of logic chips that may be mounted on substrate 10. Standard gate array chips designed to fit die mounting locations 12 on substrate 10 may be employed. This type of gate arrays is on the order of 10 millimeter square and may contain 25,000 to 50,000 gates or more. The gate array typically features close pad spacing, on the order of 100 microns, so that many leads can be used. Approximately, 100 pins are located on each edge of the gate array.

Another type of logic chip that may be employed is a standard IC that has been adapted to die mounting locations 12 with a custom TAB frame 24. Standard ICs may be employed for functions such as memory and microprocessors, where the density of the standard devices offer a significant cost and performance advantages over gate arrays. Another alternative employs programmable logic in one or more of its various forms, such as programmable array logic devices. Also, field programmable gate arrays may be used for more complex logic at somewhat reduced clock rates.

All of these various logic chips may be interconnected with each other by employing programmable interconnect chips according to the present invention. The interconnect chip of the present invention is a one time field programmable interconnect chip that provides the function of an antifuse. An "antifuse" is a structure, which when unprogrammed does not electrically couple its first and second terminals, but which, when programmed by applying sufficient voltage between the first and second terminals, permanently electrically connects the first and second terminals.

In particular, the interconnect on the chip is initially open or disconnected. When a high voltage is applied across two of the pads on the chip, the depletion layer reaches all the way through the intrinsic polysilicon layer. This causes an electric current to flow, and the resulting heating of the dielectric causes dopants to diffuse from the doped layers through the intrinsic layer. The mechanism for forming a connection is described in more detail below.

According to the present invention the interconnect chip is employed in the multi-chip module to provide an electrically programmable interconnect for a standard substrate. The standard multi-chip module provides an interconnect between adjacent chips in the chip array. Specific interconnects to connect particular pins between logic chips are provided by these one time programmable interconnect chips. Logic on the module is implemented and various forms as described above.

FIG. 3 illustrates a top view and FIG. 4 illustrates a cross-sectional view of an interconnect chip 30 according to the present invention. The interconnect chip is constructed from a silicon substrate 32 and contains an interconnect pattern comprising two orthogonal metal lines 34 and 36 separated by a dielectric layer 38 with vias (not shown) interconnecting two sets metal lines 34 and 36. The interconnect pattern of FIGS. 3 and 4 is fabricated using two standard metal masks and a standard via mask according to the present invention. The orthogonal layers terminate in bonding pads 20 for TAB frames or wire bonds.

Interconnect chip 30 is programmed by impressing a programming voltage on one horizontal metal line and one vertical metal line to "blow" the antifuse and introduce the electrical connection. The programmable interconnect chip bonding pad layout is chosen to be identical to that of a traditional gate array according to the present invention.

Turning now to FIG. 5, a more detailed cross-sectional view of interconnect chip 30 is depicted according to the present invention. As can be seen, each unprogrammed via 40 contains a doped polysilicon layer 42 under an intrinsic polysilicon layer 44 with another doped polysilicon layer 46 over the intrinsic polysilicon layer 44. In essence, intrinsic polysilicon layer 44 is "sandwiched" between doped polysilicon layers 42 and 46. Intrinsic polysilicon layer 44 prevents any electrical connection between metal line 34 and metal line 36 under normal usage. Doped polysilicon layers 42 and 46 are heavily doped with impurities such as, for example, aluminum. Upon application of an excess voltage, a current is forced through the polysilicon layer 44, heating it to the point where, in the presence of an electric field, the impurities from doped polysilicon layers 42 and 46 diffuse through intrinsic polysilicon layer 44. These impurities render intrinsic polysilicon layer 44 permanently conductive--"blowing" the antifuse. Typically, metal line 34 is a refractory metal line, and metal line 36 also is a refractory metal line. Other conductive materials may be used in place of metal lines 34 and 36 according to the present invention.

The thickness of intrinsic polysilicon layer 44 is an important parameter in interconnect chip 30. The intrinsic polysilicon layer 44 may range from about 0.1 micrometers to 0.5 micrometers in the depicted example. Heavily doped polysilicon layers 42 and 46 may range from about 100 Å to about 500 Å. The thickness of intrinsic polysilicon layer 44 will depend on the operating voltage on which the multi-chip module runs. If the intrinsic polysilicon layer 44 is too thin, the operating voltage will cause diffusion of impurities into the intrinsic polysilicon layer 44 and cause a short circuit when one is not desired. The thickness of the intrinsic polysilicon layer 44 must be thick enough so that the resistance that is present is normally very high at the worst case supply voltage to the interconnect chip 30.

The thickness, however, must not be too great, or the voltage required to break down the connections will be high enough to damage or destroy the dielectric insulation elsewhere between the metal layers. If the intrinsic polysilicon layer 44 is too thick, the voltage required to cause enough impurities to diffuse into intrinsic polysilicon layer 44 also will break down the dielectric separating metal lines 34 and 36.

Diffusion occurs from either doped polysilicon layer 42 and 46 into intrinsic polysilicon layer 44. The connection is made by grounding all of the pads except the two where the short is desired. One of these remaining pads is raised in voltage, while the other pad is lowered according to the present invention. The applied voltage is selected such that intrinsic silicon layer 44 in the selected antifuse becomes permanently conductive.

In a system operating at 5 volts with a 7 volt maximum, an antifuse according to the present invention would be programmed or "blown" using a voltage of approximately 15 volts. In such a system, a short may be created in the antifuse by raising the voltage across a metal line 36 to a plus 7.5 volts and lowering the voltage of metal line 34 to a minus 7.5 volts for a voltage difference of 15 volts. This causes the antifuse to be "blown" in programming a connection in the via where these two lines cross. The thickness of the layers in an antifuse will vary depending on the application and operating voltages.

Turning now to FIG. 6, a more detailed top view of the programmable interconnect structure in the interconnect chip 30 is depicted according to the present invention. As can be seen metal lines 34 and 36 cross in a periodic array. The polysilicon sandwich, containing the intrinsic polysilicon layer between doped polysilicon layers 42 and 46 is located in via 40 at the point where metal lines 34 and 36 cross each other. The doped polysilicon layers 42 and 46 are in electrical contact with metal lines 34 and 36 respectively. In the unprogrammed form, intrinsic polysilicon layer 44 is located between doped polysilicon 42 and 46. In the programmed antifuses, intrinsic polysilicon layer 44 contains sufficient amounts of impurities to provide an electrical connection between metal lines 34 and 36. According to the present invention, each via 40 in the interconnect chip 30 is square in shape and is from about 1.0 micrometers to about 2.0 micrometers across.

FIGS. 7A-7F depict a process for creating an antifuse for use in an interconnect chip according to the present invention. The layers in FIGS. 7A-7F are generally deposited using chemical vapor deposition. Other methods known to those skilled in the art also may be used to form the layers in these figures. In FIG. 7A, metal layer 50 is deposited over silicon substrate 52. Metal layer 50 is then etched to form the metal lines. The metal layer is typically from about 0.5 micrometers to about 1.0 micrometers thick. Metal layer 50 is a refractory metal in the depicted example. Chemical vapor deposition is the preferred method for depositing tungsten while physical vapor deposition is used for other refractory metals, such as TiN, Ti, and Mo.

A refractory metal, such as tungsten, is chosen because of its high melting temperature. Typically, in creating a short circuit according to the present invention, high local temperatures are created during the diffusion of dopants from the doped polysilicon layer into the intrinsic polysilicon layer. Typically a refractory metal is used in to obtain a high enough working temperature to deposit polysilicon and have the polysilicon recrystallize. Thereafter, heavily doped polysilicon layer 54 is formed over metal lines 50 and silicon substrate 52. Doped polysilicon layer 58 may be formed by using a shallow implant, such as, for example, phosphorous. Doped polysilicon layer 54 is from about 200 Å to about 500 Å thick. This polysilicon layer may be formed by growing intrinsic polysilicon and diffusing or implanting dopants into the layer. Alternatively, doped polysilicon layer may be directly deposited using chemical vapor deposition, evaporation, or sputtering techniques known to those of ordinary skill in the art.

Next in FIG. 7B, intrinsic polysilicon layer 56 is formed over polysilicon layer 54. Another doped polysilicon layer 58 is then formed over polysilicon layer 56. Intrinsic polysilicon layer 56 is from about 5000 Å to about 10,000 Å thick while doped polysilicon layer 58 is from about 1000 Å to about 2000 Å thick in the depicted example. Doped polysilicon layer 58 may be formed by using a shallow implant, such as, for example, phosphorous. Polysilicon layer 54 is doped after deposition while polysilicon layer 58 is created by a shallow implant. Thereafter, these layers are patterned and etched to form openings 60 as illustrated in FIG. 7C. In FIG. 7D, dielectric 62 is deposited into opening 60. Dielectric 62 may be deposited into opening 60 using known spin-on-glass materials and methods. Afterwards, additional dielectric 63 is deposited using a chemical vapor deposition dielectric in the depicted example. Openings 65 are etched by reactive ion etching to expose doped polysilicon layer 58 such that ohmic contacts can be provided with metal layer 64 as shown in FIG. 7E. Phosphorous in the depicted example moves through the layers at a temperature from about 850° C. to about 900° C. Chemical vapor deposition is performed from about 550° C. to about 620° C. in the depicted example. Contacts are typically etched with reactive ion etching. Thereafter in FIG. 7E, metal layer 64 is deposited over the structure and patterned and etched to form metal lines. Metal layer 64 is a refractory metal layer and is from about 0.5 micrometers to 1.0 micrometers thick in the depicted example. As mentioned above, this layer may be deposited either with chemical vapor deposition or physical vapor deposition depending on the material employed. Dielectric is deposited to provide scratch and humidity protection.

The one time field programmable interconnect chip can be tested for opens and shorts after it has been packaged in a TAB package prior to programming. Potential connections may be tested by placing a current source between pairs of connections to the TAB frame and forcing a current. The voltage can be measured to determine the punch through voltage for the connection. If the voltage is within the limits, the programmable connection is good. Otherwise, the chip is defective and may need to be replaced.

According to the present invention, a one time, field programmable interconnect chip is provided for developing applications specific multi-chip modules based on standard products. In addition, the programmable interconnect chip employing an antifuse employs processing developed for other types of integrated circuits. Additionally, based on the design of this interconnection chip, it can be applied to various applications in connecting different logic chips. Furthermore, the present invention helps make application specific multi-chip modules practical because it allows for programming of connections without requiring specific designs for each interconnection.

Additionally, the present invention allows for swapping out of various logic chips in modules because already programmed interconnect chips may be replaced with new ones that may be programmed to fit the specifications of new logic chips. Additionally, the interconnect chip of the present invention may be programmed and tested prior to assembly on the substrate, reducing repair and yield problems.

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention. 

What is claimed is:
 1. An integrated packaging system comprising:a substrate for a multi-chip module including a plurality of die mounting locations and an interconnect pattern for connecting together integrated circuits mounted in adjacent die mounting locations; at least one logic chip mounted on the substrate at one of the plurality of die mounting locations, each logic chip having a plurality of pads, wherein the plurality of pads for each logic chip is electrically connected to the interconnect pattern; and at least one interconnect chip mounted on the substrate at one of the plurality of die mounting locations, wherein each interconnect chip comprises:a plurality of pads electrically connected to the interconnect pattern; and a programmable interconnect structure connected to the plurality of pads for connecting together any two pads within the plurality of pads, wherein a connection between any two pads within the plurality of pads is initially absent, wherein a connection between the any two pads is formed by applying a selected voltage across the any two pads, and wherein the at least one interconnect chip electrically connects together logic chips.
 2. The integrated circuit packaging system of claim 1, wherein the plurality of pads includes a first set of pads and a second set of pads, wherein the any two pads includes a first pad from the first set of pads and a second pad from the second set of pads and wherein a connection between the any two pads is formed by applying a selected voltage across the first pad and the second pad.
 3. The integrated circuit packaging system of claim 2, wherein the programmable interconnect structure comprises a first plurality of conductive lines and a second plurality of conductive lines and wherein the first plurality of conductive lines is connected to the first set of pads and the second plurality of conductive lines is connected to the second set of pads.
 4. The integrated circuit packaging system of claim 3, wherein the first plurality of conductive lines overlies the second plurality of conductive lines and the first plurality of conductive lines cross the second plurality of conductive lines at a plurality of points.
 5. The integrated circuit packaging system of claim 4, wherein the first plurality of conductive lines is orthogonal to the second plurality of conductive lines.
 6. The integrated circuit packaging system of claim 4, wherein the first plurality of conductive lines is separated from the second plurality of conductive lines by an insulator.
 7. The integrated circuit packaging system of claim 6, wherein the insulator is a dielectric.
 8. The integrated circuit packaging system of claim 6, wherein a plurality of vias connect the first plurality of conductive lines to the second plurality of conductive lines and wherein a via from the plurality of vias is located at each of the plurality of points.
 9. The integrated circuit packaging system of claim 8, wherein each via contains an antifuse that is initially open.
 10. The integrated circuit packaging system of claim 8, wherein each via includes a first doped polysilicon layer electrically connected to a first conductive line within the first plurality of conductive lines, a second doped polysilicon layer electrically connected to a second conductive line within the second plurality of conductive lines, and an intrinsic polysilicon layer separating the first doped polysilicon layer and the second doped polysilicon layer.
 11. The integrated circuit packaging system of claim 10, wherein an electrical connection between the first conductive line and the second conductive line is prevented by the intrinsic polysilicon layer and wherein dopants from the first and second doped polysilicon layers diffuse into the intrinsic polysilicon layer forming an electrical connection between the first conductive line and the second conductive line upon an application of a preselected voltage across the first conductive line and the second conductive line for a preselected amount of time.
 12. The integrated circuit packaging system of claim 11, wherein the preselected voltage is insufficient to cause a breakdown of the insulator.
 13. The integrated circuit packaging system of claim 11, wherein the first plurality of lines is a plurality of refractory metal lines.
 14. The integrated circuit packaging system of claim 13, wherein the second plurality of lines is a plurality of refractory metal lines.
 15. A one time programmable interconnect chip comprising:a plurality of pads; and a programmable interconnect structure connected to the plurality of pads for connecting together any two pads within the plurality of pads, wherein a connection between any two pads within the plurality of pads is initially absent and wherein a connection between the any two pads is formed by applying a selected voltage across the any two pads.
 16. The one time programmable interconnect chip of claim 15, wherein the plurality of pads includes a first set of pads and a second set of pads, wherein the any two pads includes a first pad from the first set of pads and a second pad from the second set of pads and wherein a connection between the any two pads is formed by applying a selected voltage across the first pad and the second pad.
 17. The one time programmable interconnect chip of claim 16, wherein the programmable structure comprises a first plurality of conductive lines and a second plurality of conductive lines and wherein the first plurality of conductive lines is connected to the first set of pads and the second plurality of conductive lines is connected to the second set of pads.
 18. The one time programmable interconnect chip of claim 17, wherein the first plurality of conductive lines overlies the second plurality of conductive lines and wherein the first plurality of conductive lines cross the second plurality of conductive lines at a plurality of points.
 19. The one time programmable interconnect chip of claim 18, wherein the first plurality of conductive lines is orthogonal to the second plurality of conductive lines.
 20. The one time programmable interconnect chip of claim 18, wherein the first plurality of conductive lines is separated from the second plurality of conductive lines by an insulator.
 21. The one time programmable interconnect chip of claim 20, wherein the insulator is a dielectric.
 22. The one time programmable interconnect chip of claim 18, wherein a plurality of vias connect the first plurality of conductive lines to the second plurality of conductive lines and wherein a via is located at each of the plurality of points.
 23. The one time programmable interconnect chip of claim 22, wherein each via contains an antifuse.
 24. The one time programmable interconnect chip of claim 23, wherein each via includes a first doped polysilicon layer electrically connected to a first conductive line within the first plurality of conductive lines, a second doped polysilicon layer electrically connected to a second conductive line within the second plurality of conductive lines, and an intrinsic polysilicon layer separating the first doped polysilicon layer and the second doped polysilicon layer.
 25. The one time programmable interconnect chip of claim 24, wherein an electrical connection between the first conductive line and the second conductive line is prevented by the intrinsic polysilicon layer and wherein dopants diffuse into the intrinsic polysilicon layer forming an electrical connection between the first conductive line and the second conductive line upon an application of a preselected voltage across the first conductive line and the second conductive line for a preselected amount of time.
 26. The one time programmable interconnect chip of claim 25, wherein the first plurality of lines is a plurality of refractory metal lines.
 27. The one time programmable interconnect chip of claim 26, wherein the second plurality of lines is a plurality of refractory metal lines.
 28. A programmable interconnect chip comprising:a first plurality of pads; a second plurality of pads; a first plurality of conductive lines, the first plurality of conductive lines being connected to the first plurality of pads; a second plurality of conductive lines, the second plurality of conductive lines being connected to the second plurality of pads and the first plurality of conductive lines overlying the second plurality of conductive lines, the first plurality of conductive lines crossing the second plurality of conductive lines at a plurality of points, the first plurality of conductive lines being separated from the second plurality of conductive lines by an insulator, wherein an electrical connection between the first and second plurality of lines is absent; and a plurality of antifuses, wherein an antifuse is located at each of the plurality of points, wherein a first pad within the first plurality of pads connected to a first line within the first plurality of pads is connected to a second pad within the second plurality of pads connected to a second line within the second plurality of lines by applying a voltage across the first pad and the second pad sufficient to cause an electrical connection across an antifuse located at a point at the crossing of the first line and the second line.
 29. The programmable interconnect chip of claim 28, wherein the first plurality of lines is orthogonal to the second plurality of conductive lines.
 30. The programmable interconnect chip of claim 28, wherein the first plurality of lines is plurality of refractory metal lines.
 31. The programmable interconnect chip of claim 30, wherein the second plurality of lines is a plurality of refractory metal lines.
 32. The programmable interconnect chip of claim 28, wherein the insulator is a dielectric.
 33. The programmable interconnect chip of claim 28, wherein each antifuse within the plurality of antifuses includes a first doped polysilicon layer electrically connected to the first conductive line, a second doped polysilicon layer electrically connected to the second conductive line, and an intrinsic polysilicon layer separating the first doped polysilicon layer and to the second doped polysilicon layer.
 34. The programmable interconnect chip of claim 33, wherein an electrical connection between the first conductive line and the second conductive line is prevented by the intrinsic polysilicon layer and wherein dopants from the first and second polysilicon layers diffuse into the intrinsic silicon layer forming an electrical connection between the first conductive line and the second conductive line upon an application of a preselected voltage across the first conductive line and the second conductive line.
 35. The programmable interconnect chip of claim 34, wherein the preselected voltage is insufficient to cause a breakdown of the insulator.
 36. The programmable interconnect chip of claim 34, wherein the first plurality of lines is a plurality of refractory metal lines.
 37. The programmable interconnect chip of claim 36, wherein the second plurality of lines is a plurality of refractory metal lines. 